CD54HC373, CD74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

CD54HC373...F PACKAGE CD74HC373...E OR M PACKAGE

(TOP VIEW)

OE

1Q 🛮 2

1D **∏** 3

2D 🛮 4

2Q 🛮 5

3D **[**]7

4D **∏**8

4Q **[**] 9

GND [

3Q II 6

SCLS452A - FEBRUARY 2001 - REVISED APRIL 2003

20 🛮 V_{CC}

19 🛮 8Q

18 **∏** 8D

17 7D 16 7Q

15**∏** 6Q

14 6D 13 5D

12 | 5Q

11 || LE

- 2-V to 6-V V_{CC} Operation
- Wide Operating Temperature Range of -55°C to 125°C
- Balanced Propagation Delays and Transition Times
- Standard Outputs Drive up to 15 LS-TTL Loads
- Significant Power Reduction Compared to LS-TTL Logic ICs

description/ordering information

The 'HC373 devices are octal transparent D-type latches designed for 2-V to 6-V V_{CC} operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
−55°C to 125°C S	PDIP – E	Tube	CD74HC373E	CD74HC373E
	SOIC – M	Tube	CD74HC373M	HC373M
		Tape and reel	CD74HC373M96	HC373WI
	CDIP – F	Tube	CD54HC373F3A	CD54HC373F3A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS452A - FEBRUARY 2001 - REVISED APRIL 2003

FUNCTION TABLE (each latch)

	ОИТРИТ		
Œ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output drain current per output, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous output source or sink current per output, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): E package	69°C/W
M package	58°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS452A - FEBRUARY 2001 - REVISED APRIL 2003

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	6	V
		V _{CC} = 2 V	1.5		
٧ıH	High-level input voltage V _{CC} = 4.5 V				V
		V _{CC} = 6 V	4.2		
	$V_{CC} = 2 V$			0.5	
٧ _{IL}	Low-level input voltage V _{CC} = 4.5 V	$V_{CC} = 4.5 \text{ V}$		1.35	V
		V _{CC} = 6 V		1.8	
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 2 V		1000	
t _t	Input transition (rise and fall) time	$V_{CC} = 4.5 \text{ V}$		500	ns
			400		
T _A	Operating free-air temperature		-55	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	T _A = 25°C		T _A = -55°C TO 125°C		T _A = -40°C TO 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
			2 V	1.9		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5 V	4.4		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9		5.9		5.9		V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48		5.2		5.34		
	VI = VIH or VIL	Ι _{ΟL} = 20 μΑ	2 V		0.1		0.1		0.1	
			4.5 V		0.1		0.1		0.1	
VoL			6 V		0.1		0.1		0.1	V
		$I_{OL} = 6 \text{ mA}$	4.5 V		0.26		0.4		0.33	
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1		±1		±1	μΑ
loz	VO = VCC or 0		6 V		±0.5		±10		±5	μΑ
lcc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V		8		160		80	μΑ
Ci		•			10		10		10	pF
Co				_	20		20		20	pF

CD54HC373, CD74HC373 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SCLS452A - FEBRUARY 2001 - REVISED APRIL 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		Vcc	T _A = 2	25°C	T _A = -		T _A = -		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	80		120		100		
t _W	Pulse duration, LE high	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	50		75		65		ns
t _{su}	Setup time, data before LE↓	4.5 V	10		15		13		
		6 V	9		13		11		
t _h Ho		2 V	5		5		5		
	Hold time, data after LE \downarrow	4.5 V	5		5		5		ns
		6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	v _{cc}	T _A = 25°C	T _A = -55°C TO 125°C	T _A = -40°C TO 85°C	UNIT			
	(IIVI O1)	(0011 01)	CAI ACITANCE		MIN MAX	MIN MAX	MIN MAX				
				2 V	150	225	190				
	D	Q	C _L = 50 pF	4.5 V	30	45	38				
. .				6 V	26	38	33	no			
^t pd				2 V	175	265	220	ns			
	LE	Q	C _L = 50 pF	4.5 V	35	53	44				
				6 V	30	45	37				
	ŌĒ	Q	C _L = 50 pF	2 V	150	225	190	ns			
t _{en}				4.5 V	30	45	38				
				6 V	26	38	33				
				2 V	150	225	190				
^t dis	ŌĒ	Q	Q $C_L = 50 \text{ pF}$	4.5 V	30	45	38	ns			
					6 V	26	38	33			
				2 V	60	90	75				
t _t				Q	C _L = 50 pF	C _L = 50 pF	4.5 V	12	18	15	ns
				6 V	10	15	13				

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER			
Ср	od Power dissipation capacitance	51	pF	



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLZ and tpHZ are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- tpLH and tpHL are the same as tpd.
- All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated